FSM-Based MBIST Controller Implementation using the March AZ2 Test Algorithm

Aiman Zakwan Jidin; Mohd Syafiq Mispan; Razaidi Hussin; Ahmad Ridhwan Md Zin; Tengku Farah Nurhidayu Tuan Ab Razak

doi:10.31436/iiumej.v27i1.3749

Authors

Aiman Zakwan Jidin Technical University of Malaysia Malacca https://orcid.org/0000-0003-2003-5756
Mohd Syafiq Mispan Technical University of Malaysia Malacca
Razaidi Hussin Universiti Malaysia Perlis
Ahmad Ridhwan Md Zin Technical University of Malaysia Malacca
Tengku Farah Nurhidayu Tuan Ab Razak Technical University of Malaysia Malacca

DOI:

https://doi.org/10.31436/iiumej.v27i1.3749

Keywords:

MBIST, March Test Algorithm, FPGA, FSM, MEMORY TESTING

Abstract

An efficient on-chip memory testing requires the use of a Memory Built-In Self-Test (MBIST) that applies a low-complexity test algorithm that offers excellent fault coverage, to ensure high test quality at a minimal cost. The March AZ2 algorithm, with 14N complexity, was previously established to balance the fault coverage and test complexity. It was previously implemented in an MBIST controller through an automatic generation process using an Electronic Design Automation (EDA) tool, which limits its customizability and optimization potential. This paper presents the implementation of an MBIST controller that employs the March AZ2 test algorithm and is based on a Finite-State Machine (FSM) architecture. The developed MBIST controller was implemented on a Field-Programmable Gate Array (FPGA) to validate its functionality and fault coverage. A comparison with an equivalent MBIST controller automatically generated using Siemens EDA Tessent MemoryBIST tool demonstrates that the proposed FSM-Based MBIST controller achieves 84% lower circuit area and 32% power consumption, while offering similar fault coverage.

ABSTRAK: Pengujian memori atas cip yang cekap memerlukan penggunaan Ujian-Kendiri Terbina-Dalam Memori (MBIST) menggunakan algoritma ujian berkompleksiti rendah dan menawarkan liputan kesalahan yang tinggi, bagi memastikan kualiti ujian baik pada kos minimum. Algoritma March AZ2, dengan kekompleksan 14N, telah diperkenalkan sebelum ini bagi mengimbangi antara liputan kesalahan dan kompleksiti ujian. Ia telah dilaksanakan dalam pengawal MBIST melalui proses penjanaan automatik menggunakan Automasi Reka Bentuk Elektronik (EDA), yang menghadkan tahap kebolehsuaian dan potensi pengoptimuman. Kajian ini membentangkan pelaksanaan pengawal MBIST yang menggunakan algoritma ujian March AZ2, berasaskan seni bina Mesin Keadaan-Terhingga (FSM). Pengawal MBIST yang dibangunkan telah dilaksanakan pada Litar Terpadu-Serba Guna (FPGA) bagi mengesahkan fungsi dan liputan kesalahan. Perbandingan dengan pengawal MBIST yang dijana secara automatik menggunakan Siemens EDA Tessent MemoryBIST membuktikan bahawa pengawal MBIST berasaskan FSM yang dicadangkan mengurangkan keluasan litar sebanyak 84% dan penggunaan kuasa 32% lebih rendah, sambil mengekalkan liputan kesalahan yang sama.

Downloads

Download data is not yet available.

Metrics

Metrics Loading ...

References

K. Wojciechowski, Andrzej A. Marcinek and W. A. Pleskacz, “Configurable MBIST Processor for Embedded Memories Testing,” in 2019 MIXDES-26th International Conference" Mixed Design of Integrated Circuits and Systems", Rzeszow: IEEE, 2019, pp. 341–344. doi: https://doi.org/10.23919/MIXDES.2019.8787161. DOI: https://doi.org/10.23919/MIXDES.2019.8787161

R. Wanga, Z. Huangb, G. Caib, and Z. Yua, “A Built-In Self-Test Circuit Based on March FRDD Algorithm for FinFET Memory,” in Industrial Engineering and Applications: Proceedings of the 10th International Conference on Industrial Engineering and Applications (ICIEA 2023), April 4-6, 2023, Phuket, Thailand, 2023, p. 437. doi: http://dx.doi.org/10.3233/ATDE230069. DOI: https://doi.org/10.3233/ATDE230069

T. S. N. Kong et al., “An Efficient March (5n) FSM-Based Memory Built-In Self Test (MBIST) Architecture,” in 2021 IEEE Regional Symposium on Micro and Nanoelectronics (RSM), 2021, pp. 76–79. doi: 10.1109/RSM52397.2021.9511602. DOI: https://doi.org/10.1109/RSM52397.2021.9511602

Q. Khasawneh, “Reducing the Production Cost of Semiconductor Chips Using ( Parallel and Concurrent ) Testing and Real-Time Monitoring,” Southern Methodist University, 2019. [Online]. Available: https://scholar.smu.edu/engineering_electrical_etds/32

O. S. Nisha and K. Sivasankar, “Architecture for an efficient MBIST using modified march-y algorithms to achieve optimized communication delay and computational speed,” Int. J. Pervasive Comput. Commun., vol. 17, no. 1, pp. 135–147, Jan. 2021, doi: https://doi.org/10.1108/IJPCC-05-2020-0032. DOI: https://doi.org/10.1108/IJPCC-05-2020-0032

G. P. Acharya, M. A. Rani, G. G. Kumar, and L. Poluboyina, “Adaptation of March-SS algorithm to word-oriented memory built-in self-test and repair,” Indones. J. Electr. Eng. Comput. Sci., vol. 26, no. 1, pp. 96–104, 2022, doi: 10.11591/ijeecs.v26.i1.pp96-104. DOI: https://doi.org/10.11591/ijeecs.v26.i1.pp96-104

D. Jamal and R. Veetil, “Efficient MBIST Area and Test Time Estimator Using Machine Learning Technique,” in 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID), 2023, pp. 223–228. doi: 10.1109/VLSID57277.2023.00054. DOI: https://doi.org/10.1109/VLSID57277.2023.00054

P. Ramakrishna, T. Vamshika, and M. Swathi, “FPGA Implementation of Memory Bists using Single Interface,” Int. J. Recent Technol. Eng., vol. 9, no. 3, pp. 55–58, 2020, doi: 10.35940/ijrte.b3975.099320. DOI: https://doi.org/10.35940/ijrte.B3975.099320

I. Mrozek, N. A. Shevchenko, and V. N. Yarmolik, “Universal Address Sequence Generator for Memory Built-in Self-test,” Fundam. Informaticae, vol. 188, no. 1, pp. 41–61, 2022, doi: 10.3233/FI-222141. DOI: https://doi.org/10.3233/FI-222141

S. Martirosyan and G. Harutyunyan, “An Efficient Fault Detection and Diagnosis Methodology for Volatile and Non-Volatile Memories,” in 2019 Computer Science and Information Technologies (CSIT), 2019, pp. 47–51. doi: 10.1109/CSITechnol.2019.8895189. DOI: https://doi.org/10.1109/CSITechnol.2019.8895189

L.-T. Wang, C.-W. Wu, and W. Xiaoqing, VLSI Test Principles and Architectures: Design for Testability. Elsevier, 2006. DOI: https://doi.org/10.1016/B978-012370597-6/50006-8

A. J. Van De Goor, “Using march tests to test SRAMs,” IEEE Des. Test Comput., vol. 10, no. 1, pp. 8–14, 1993, doi: 10.1109/54.199799. DOI: https://doi.org/10.1109/54.199799

V. A. Vardanian and Y. Zorian, “A March-based fault location algorithm for static random access memories,” in Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002), 2002, pp. 256–261. doi: 10.1109/OLT.2002.1030228. DOI: https://doi.org/10.1109/OLT.2002.1030228

A. Z. Jidin et al., “Generation of New Low-Complexity March Algorithms for Optimum Faults Detection in SRAM,” IEEE Trans. Comput. Des. Integr. Circuits Syst., vol. 42, no. 8, pp. 2738–2751, 2023, doi: 10.1109/TCAD.2022.3229281. DOI: https://doi.org/10.1109/TCAD.2022.3229281

A. J. Van De Goor, G. N. Gaydadjiev, V. G. Mikitjuk, and V. N. Yarmolik, “March LR: a test for realistic linked faults,” in Proceedings of 14th VLSI Test Symposium, Apr. 1996, pp. 272–280. doi: 10.1109/VTEST.1996.510868. DOI: https://doi.org/10.1109/VTEST.1996.510868

S. Hamdioui and A. J. Van De Goor, “An experimental analysis of spot defects in SRAMs: realistic fault models and tests,” in Proceedings of the Ninth Asian Test Symposium, 2000, pp. 131–138. doi: 10.1109/ATS.2000.893615. DOI: https://doi.org/10.1109/ATS.2000.893615

Z. Zhi-chao, H. Li-gang, and W. Wu-chen, “SRAM BIST Design Based on March C+ Algorithm,” Mod. Electron. Tech., vol. 34, no. 10, pp. 149–151, 2011.

I. G. Matri, Aishwaraya, N. Shreya, S. V Siddamal, and S. V Budihal, “A Novel March XR Algorithm, Design, and Test Architecture for Memories BT - Advances in Electrical and Computer Technologies,” T. Sengodan, M. Murugappan, and S. Misra, Eds., Singapore: Springer Nature Singapore, 2022, pp. 321–329. DOI: https://doi.org/10.1007/978-981-19-1111-8_26

M. A. Ahmed and A. M. Abuagoub, “MBIST Controller Based on March-ee Algorithm,” J. Circuits, Syst. Comput., 2020, doi: 10.1142/S0218126621501607. DOI: https://doi.org/10.1142/S0218126621501607

G. Harutunyan, V. A. Vardanian, and Y. Zorian, “Minimal march tests for unlinked static faults in random access memories,” in Proceedings of the IEEE VLSI Test Symposium, 2005, pp. 53–59. doi: 10.1109/VTS.2005.56. DOI: https://doi.org/10.1109/VTS.2005.56

Z. Jianping, W. Zhenyu, Y. Jia, P. Wei, and Z. Yun, “An Improved SRAM Fault Built-in-self-test Algorithm,” J. Hunan Univ. Nat. Sci., vol. 46, no. 4, 2019.

S. Hamdioui, A. J. Van De Goor, and M. Rodgers, “March SS: A test for all static simple RAM faults,” in Records of the IEEE International Workshop on Memory Technology, Design and Testing, 2002, pp. 95–100. doi: 10.1109/MTDT.2002.1029769. DOI: https://doi.org/10.1109/MTDT.2002.1029769

A. Paul and P. Rony Antony, “Optimized Microcode BIST Architecture for Multiple Memory Cores in SoCs,” in 2018 3rd IEEE International Conference on Recent Trends in Electronics, Information Communication Technology (RTEICT), May 2018, pp. 910–914. doi: 10.1109/RTEICT42901.2018.9012276. DOI: https://doi.org/10.1109/RTEICT42901.2018.9012276

X. Ning, H. Yang, M. Zhang, Y. Wang, Y. Zhao, and S. Qiao, “Multi-type SRAM Test Structure with an Improved March LR Algorithm,” in 2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2022, pp. 578–582. doi: 10.1109/APCCAS55924.2022.10090328. DOI: https://doi.org/10.1109/APCCAS55924.2022.10090328

Siemens, “Tessent MemoryBIST: Embedded memory self-test, repair, and debug,” 2019. [Online]. Available: https://static.sw.cdn.siemens.com/siemens-disw-assets/public/81225/en-US/Siemens-SW-Embedded-memory-self-test-repair-and-debug-Tessent-MemoryBIST-FS-81225-C1

A. Z. Jidin, R. Hussin, L. W. Fook, M. S. Mispan, and W. Y. Loh, “Automatic generation of user-defined test algorithm description file for memory BIST implementation,” Int. J. Reconfigurable Embed. Syst., vol. 11, no. 2, p. 103, 2022. DOI: https://doi.org/10.11591/ijres.v11.i2.pp103-114

A. Z. Jidin, R. Hussin, M. S. Mispan, and L. W. Fook, “A new 13N-complexity memory built-in self-test algorithm to balance static random access memory static fault coverage and test time,” Int. J. Electr. Comput. Eng., vol. 15, no. 1, pp. 163–173, 2025. DOI: https://doi.org/10.11591/ijece.v15i1.pp163-173