View of A New VLSI Architecture for High-Performance Parallel Turbo Decoder

Return to Article Details A New VLSI Architecture for High-Performance Parallel Turbo Decoder Download Download PDF