elukuru sujatha, CHENNAPALLI S, MAHENDRA NANJAPPA G. A New VLSI Architecture for High-Performance Parallel Turbo Decoder. IIUMEJ [Internet]. 2022 Jul. 4 [cited 2024 Nov. 30];23(2):125-37. Available from: https://journals.iium.edu.my/ejournal/index.php/iiumej/article/view/2272