[1]
A. E. Putra, O. Natan, and J. E. Istiyanto, “Optimizing FPGA Resource Allocation for SHA-3 Using DSP48 and Pipelining Techniques”, IIUMEJ, vol. 26, no. 1, pp. 240–253, Jan. 2025.