sujatha elukuru, S. CHENNAPALLI, and G. . MAHENDRA NANJAPPA, “A New VLSI Architecture for High-Performance Parallel Turbo Decoder”, IIUMEJ, vol. 23, no. 2, pp. 125–137, Jul. 2022.