[1]
Mohamad Ashari, Z. and Nordin, A.N. 2012. Theoretical Modeling and Simulation of Phase-Locked Loop (PLL) for Clock Data Recovery (CDR). IIUM Engineering Journal. 12, 5 (Jan. 2012). DOI:https://doi.org/10.31436/iiumej.v12i5.250.