Putra, A.E. et al. 2025. Optimizing FPGA Resource Allocation for SHA-3 Using DSP48 and Pipelining Techniques. IIUM Engineering Journal. 26, 1 (Jan. 2025), 240–253. DOI:https://doi.org/10.31436/iiumej.v26i1.3328.